ABSTRACT The main application of the filter bank in radar signal processing is the wideband digital channelized receiver. In order to save hardware resources of the field programmable gate array (FPGA), the efficient channelized receiver structure using polyphase filter has been designed. However, when the number of channels is greatly increased or the transition bandwidth of the filter bank (FB) becomes very narrow, it still consumes large amounts of hardware resources. Therefore, a novel efficient channelized receiver structure based on frequency response masking (FRM) and modulation filter bank is proposed in this paper. The proposed novel structure has less computational complexity in implementing FB with narrow transition bandwidth (NTB). Compared with other efficient FRM-based structures, the proposed novel structure is more suitable for wideband digital channelization receiver. The proposed novel structure is verified correctly by Matlab simulation. The FPGA implementation of the polyphase channelized receiver structure and the proposed novel efficient FRM-based channelized receiver structure are completed by Xilinx System Generator. The result shows that the proposed novel efficient FRM-based channelized receiver structure can save 48.09% of the DSP48E1 hardware resources compared with the polyphase channelized receiver structure and has low group delay characteristic.
I. INTRODUCTION
With the development of digital signal processing technology, electronic warfare receivers are widely used to be digitalized and realized by software [1] , [2] . As a structure of digital receivers, digital channelized receiver has some advantages of large instantaneous bandwidth, large dynamic range, high sensitivity and processing simultaneous arrival signals [3] . Considering the channel subsampling ratio, the design based on optimization is proposed in [4] , which greatly reduces the distortion of the transfer function of the whole filter bank. The key point of [5] is a multichannel modification of the singlechannel WOLA-algorithm, which can be considered as a generalization of a one-dimensional WOLA-algorithm for
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processing vector (multichannel) signals. A novel automatic modulation classification method based on the graph presentation of the cyclic spectrum is proposed in [6] , [7] . The theoretical basis of digital channelized technology is derived from digital filter bank. The instantaneous bandwidth of the digital channelized receiver is divided uniformly into multiple sub-channels [8] . An efficient method is proposed in [9] for channelizing frequency division multiplexed (FDM) channels in wideband software radio (SWR). The polyphase filter bank is an efficient digital channelized receiver structure which is used widely in engineering implementation [10] , [11] . In order to reduce the aliasing of adjacent subbands of filter bank, an ideal design scheme of polyphase filter banks with narrow transition bandwidth(NTB) is proposed. However, the polyphase filter bank with NTB still consumes large amounts of hardware resources [12] . The frequency response masking (FRM) technique is an effective approach for optimizing digital filter with NTB [13] , [14] . This makes it possible to design novel channelized receiver structure with NTB which consumes less hardware resources.
The FRM technique was applied to the modulated discrete Fourier transform filter bank (DFTFB) to reduce the complexity of filter bank (FB) with NTB [15] . Filter structures that decrease the required number of multipliers and adders for implementation of linear-phase FIR filters using FRM techniques are introduced in [16] . A novel channelized FB architecture with NTB based on complex exponential modulation (CEM) FRM was proposed to reduce the complexity [17] , [18] . A reconfigurable farrow structure based on FRM filter was applied to wireless communication systems [19] . However, these channelized FB architectures are not suitable for the hardware implementation of the receivers with high sampling rate, more than 300 MHz. The low complexity uniform and nonuniform digital FB for multi-standard radios was presented in [20] . The low complexity reconfigurable nonuniform channelizers were proposed in [21] , [22] . A flexible uniform and nonuniform channelization based on coefficient decimation was applied in software radios [23] . These methods can reduce the complexity of FB, but the complete structures are not presented. Therefore, the applicability of these structures cannot be evaluated. Fast filter bank (FFB) was used to digital channelization to reduce the complexity [24] , [25] . Compared with FRM technique, the FFB technique is also suitable for designing filter with NTB. However, FFB lacks flexibility because the transition bandwidth is limited by the number of sub-bands. Moreover, FFB is not suitable for application of high speed systems. A multistage polyphase FB was applied to wireless microphone detection in cognitive radio (CR) in order to reduce the complexity [26] . This method is suitable for reducing the complexity of large number of channels but not suitable for solving the problem of NTB. A non-uniform modified DFT FB was used to digital hearing aids [27] . The method can not solve the problem of low complexity implementation of FB with NTB. A unified approach to design FRM filter was presented in [28] and a reconfigurable digital intermediate frequency (IF) filter with low complexity was presented in [29] . These methods can optimize digital filter and reduce the complexity, but do not give the structure of the filter.
In this paper, we propose a novel efficient channelized structure based on FRM. The FRM approach is used to design the prototype filter with NTB and reduce the complexity. Meanwhile, the decimation module is placed in the front of the structure, so the proposed novel channelized structure based on FRM can be applied to the receivers with high sampling rate. The complexity of the proposed novel channelized structure based on FRM is compared with other methods. The hardware implementation of the polyphase structure and the proposed novel channelized structure based on FRM are compared by Xilinx System Generator.
The paper is organized as follows. A brief review of the efficient polyphase FB structure is presented in Section II. The novel efficient channelized structure based on FRM is proposed in Section III. In Section IV, the proposed novel efficient channelized structure based on FRM is simulated by Matlab and the complexity comparison is presented. In Section V, the field programmable gate array (FPGA) implementation of the polyphase structure and the proposed novel structure are presented by Xilinx System Generator. Section VI gives our conclusions.
II. REVIEW OF POLYPHASE STRUCTURE FOR CHANNELIZED RECEIVER

A. MODULATION FILTER BANK
The modulation filter bank can realize spectrum shift processing by modulating prototype lowpass filter to obtain multiple sub-channels. Therefore, only prototype lowpass filter needs to be designed. The modulation filter bank with low complexity can be obtained to reduce the complexity of the prototype lowpass filter. There are cosine modulation and complex exponential modulation according to the different types of modulation factor. The channel division includes usually two types of even-stacked and odd-stacked, as shown in Fig.1 .
Taking the even-stacked as an example, let H (z) represents the transfer function of the prototype lowpass filter, the response of the kth sub-channel of the modulation filter bank can be written as
where M is the number of sub-channels and W M = e −j2π/M . We can also write (1) as
B. FILTER BANK BASED ON POLYPHASE STRUCTURE
The polyphase structure for channelized receiver can be implemented by the polyphase decomposition of the VOLUME 7, 2019
prototype lowpass filter, fast Fourier transform (FFT) or inverse fast Fourier transform (IFFT). It is an efficient implementation structure compared with the lowpass implementation structure. The number of sub-channels is M and the decimation factor is K , where M = FK (F is a positive integer). The input-signal is x(n) and the sub-channel filters are H 0 (z), H 1 (z), . . . . . . , H M −1 (z), respectively. In order to reduce the processing rate of sub-channel signal, the inputsignal will be decimated by K times. The decimation factor K should be not more than M in order to avoid aliasing. The efficient polyphase structure for channelized receiver can be derived from the lowpass structure of FB. If the order of the prototype lowpass filter is N , the transfer function of the lowpass filter is given by
where
and h(n) is the impulse response of H (z). By polyphase decomposition of H (z), we can obtain
The twiddle factor W −lk M can be achieved by the M -point inverse discrete Fourier transform (IDFT). In order to reduce the sampling rate of the sub-channel for channelized receiver, the K -times decimation module is used. The transfer function of sub-channel filter can be written as
In order to reduce the processing rate of each sub-channel, we put K -times decimation module in front of the structure. M point (M-PNT) IFFT is used to replace the M point IDFT. Therefore, we can obtain the efficient polyphase structure for channelized receiver, as shown in Fig.2 .
III. PROPOSED EFFICIENT FRM-BASED CHANNELIZED RECEIVER STRUCTURE A. FREQUENCY RESPONSE MASKING TECHNIQUE
When the transition bandwidth of the modulation FB is narrower, the complexity of the prototype lowpass filter will be greatly increased. The FRM technique can reduce the FIGURE 2. Efficient polyphase structure for channelized receiver.
complexity of the prototype lowpass filter with NTB [30] . Two linear phase filters F a (z) and F c (z) are zero-phase symmetric complementary filters. The passband and stopband cutoff frequency of the lowpass filter F a (z) are θ and φ, respectively. If the order of the filter F a (z) is N 0 , the relation between F a (z) and F c (z) can be expressed as
Let F a (z) and F c (z) represent the L-time interpolation delays of the F a (z) and F c (z), respectively. The synthesized filter of F(z) can be expressed as
where F Ma (z) and F Mc (z) are two masking filters. The structure of the FRM filter is shown in Fig.3 . In order to obtain the synthesized filter of F(z), we should design the prototype lowpass filter F a (z) and two masking filters of F Ma (z) and F Mc (z), respectively. According to whether the main filter in the structure adopts the upper branch masking filter or the lower branch masking filter, the synthesis process of FRM is divided into two cases. The only difference between the two is that the transition band of the synthesized FIR filter is provided by the interpolation filter F a (z) or by its complementary F c (z). In case one, the transition band of the synthesized FIR filter is obtained by the interpolation filter F a (z), and the main filter is F Ma (z). The synthesis process is shown in Fig.4 . In case two, the transition band of the synthesized FIR filter is provided by the complementary filter F c (z) of the interpolation filter F a (z), the main filter is F Mc (z), and the synthesis process is shown in Fig.5 . The passband and stopband cutoff frequency of the synthesized filter are ω p and ω s , respectively. As shown in Fig.4 , ω p1 and ω s1 can be expressed as
where l is an integer less than L. It can be obtained as
where floor(ω p L/2π) is the largest integer less than ω p L/2π. The passband and stopband cutoff frequency of the masking filter F Ma (z) can be expressed as
The passband and stopband cutoff frequency of the masking filter F Mc (z) can be expressed as
As shown in Fig.5 , ω p2 and ω s2 can be expressed as
It can be obtained as where ceil(ω s L/2π) is the smallest integer larger than ω s L/2π. The passband and stopband cutoff frequency of the masking filter F Ma (z) can be expressed as
B. EFFICIENT CHANNELIZED RECEIVER STRUCTURE BASED ON FRM
In order to reduce the computational complexity of the modulation FB with NTB, the FRM approach is used to design the prototype lowpass filter of the modulation FB. We propose a design scheme of the novel efficient FRM-based channelized receiver structure.
where F a (z) and F c (z) are two zero phase complementary prototype filters and L is the interpolation time. Step 1: According to the specifications of the channelized receiver, determine the sampling rate f s , the number of the sub-channels M and transition bandwidth ω. 2 Step 2: Determine the prototype lowpass filter H (z) of the modulation FB, which includes the stopband attenuation A s , passband ripple δ p , passband frequency ω p and stopband frequency ω s . Step 4: Replace the prototype lowpass filter of H (z) with the synthesized filter of F(z). 8 Step 5: The decomposition of the synthesized filter of F(z) is made and brought into the polyphase structure of the modulation FB to obtain the efficient FRM-based channelized receiver structure.
The linear phase causal forms of these filters can be expressed as
In order to avoid fractional sample delay, L(N Mac −1) must be even. Then, H (z) can be given by
The polyphase filter of k-sub-channel can be written as
. (20) If we ignore the group delay z [L(N a −1)+(N Mac −1)]/2 , H k (z) can be simply expressed as
According to (18a), we can simplify
In order to avoid fractional delay, we let that L is an integer multiple of M , then we can further simplify (22) as
. (23) Similarly, there is
Then, H k (z) can be simplified to (25) where α = (N Mac − 1)/2. The polyphase decomposition of F Ma (z) and F Mc (z) can be expressed as
Then, there are From above two equations, we can obtain the final expression of the H k (z).
According to the deduction, we can obtain a novel efficient FRM-based channelized receiver structure, as shown in Fig.6 . The proposed novel efficient FRM-based channelized receiver structure can be applied to high speed systems because the K -times decimation modules are placed in the front of the structure.
IV. DESIGN EXAMPLE AND COMPARISONS
In this example, we present a design of the FRM filter. The prototype lowpass filter of F a (z) adopts a halfband filter, whose normalized passband cutoff frequency and stopband cutoff frequency are 0.45 and 0.55, respectively. The passband ripple is 0.01 and the stopband attenuation is 45 dB. The order of the prototype lowpass filter F a (z) is 46. And it is interpolated with an interpolation factor of 32. The amplitude-frequency characteristic of the prototype lowpass filter F a (z) is shown in Fig.7 .
According to (11a) and (11b), we can know that the normalized passband cutoff frequency and the stopband cutoff frequency of the masking filter F Ma (z) are 0.0765625 and 0.1046875, respectively. The order of the masking filter F Ma (z) is 206. According to (12a) and (12b), the normalized passband cutoff frequency and the stopband cutoff frequency of the masking filter F Mc (z) are 0.0484375 and 0.0765625, respectively, and its order is also 206. The amplitude-frequency characteristic of the masking filter F Ma (z) and F Mc (z) are shown in the Fig.8 and Fig.9 , respectively. VOLUME 7, 2019 According to (8a) and (8b), the normalized passband cutoff frequency and stopband cutoff frequency of the synthesized filter are 0.0765625 and 0.0796875, respectively and its amplitude-frequency characteristic is shown in Fig.10 .
A. DESIGN EXAMPLE OF THE PROPOSED EFFICIENT FRM-BASED CHANNELIZED RECEIVER STRUCTURE
In this example, we present a 16-channels efficient FRM-based channelized receiver structure. The sampling rate of the channelized receiver is 960 MHz. The input-signals include a cosine signal of 300 MHz and a linear frequency modulation (LFM) signal of 100-260 MHz, as shown in Fig.11 . After the input-signals pass through the efficient FRM-based channelized receiver structure, we can get the outputs of 16-channels. The amplitude-frequency characteristics of the outputs are shown in Fig.12 .
According to the even-stacked of the modulation FB, the frequency band cover by channel 1 is from -36.75MHz to 36.75MHz, channel 2 is from 23.75MHz to 96.25MHz and so on. The LFM signal of 100-260 MHz should be at the channel 3, 4, 5, 13, 14 and 15. The cosine signal of 300 MHz should be at the channel 6 and 12. It can be seen from the Fig.11 that there are 8 output signals in channel 3-6 and 12-15, which are consistent with the amplitude-frequency characteristic of the 2 input signals. Therefore, we can verify the correctness of the proposed efficient FRM-based channelized receiver structure. 
B. COMPLEXITY ANALYSIS AND COMPARISONS
The complexity of the channelized receiver structure refers to the consumption of multipliers required for FPGA implementation. The number of multipliers needed in the channelized receiver structure is likely to be much larger than the available number of devices due to the limitation of the total number of multipliers. Therefore, the complexity of the channelized receiver structure needs to be reduced. We define the complexity of the channelized receiver structure as C and can obtain the comparisons with different structures.
We define the complexity of the lowpass channelized receiver structure as C L , which can be given by
where α is the proportionality coefficient, ω is the normalized transition bandwidth of the FB and M is the number of channels.
The complexity of the polyphase channelized receiver structure is defined as C P , which can be given by
The complexity of the proposed novel efficient FRM-based channelized structure is defined as C N , which can be given by
where ω a is the normalized transition bandwidth of the prototype lowpass filter. ω Ma and ω Mc are the normalized transition bandwidth of two masking filters, respectively.
The complexity and group delay of different channelized receiver structures are compared under the same conditions of the passband ripple, transition bandwidth and stopband attenuation, as shown in Table 1 . It can be seen from Table 1 that the number of multipliers required by the method proposed in this paper is 96.75% lower than that of the basic low-pass structure, and 49.26% and 24.88% lower than that of the polyphase structure and [17] , respectively. Although the proposed structure is 56.73% and 16.22% higher than the number of multipliers required by [24] and [31] , respectively, we can see that in terms of group delay, this method is much less than [24] and [31] , especially 93.38% less than [31] . Although it is more than based on polyphase structure, it is only a little more. Moreover, the proposed novel structure can be applied to the channelized receiver with high sampling rate, but the filter bank structure proposed in [24] is only applicable to low sampling rate systems, and its hardware cannot be realized in high sampling rate systems.
V. FPGA IMPLEMENTATION OF CHANNELIZED RECEIVER STRUCTURES
The polyphase channelized receiver structure is usually used in FPGA implementation. However, the polyphase channelized receiver structure with NTB still requires a lot of multiplier resources. In order to evaluate the proposed novel structure from the view of hardware implementation, we have completed the FPGA implementation of the polyphase channelized receiver structure and the proposed novel FRM-based channelized receiver structure by Xilinx System Generator.
The hardware implementation schematic of the polyphase channelized receiver structure is shown in Fig.13 . This hardware implementation includes delay and decimation module, polyphase filter module, parallel-serial conversion module, M-PNT IFFT module and serial-parallel conversion module. The hardware implementation schematic of the proposed novel FRM-based channelized receiver structure is shown in Fig.14 . The hardware implementation of the proposed novel structure includes delay and decimation module, prototype filter module, delay module, upper and lower masking filter modules, parallel-serial conversion module, M-PNT IFFT module and serial-parallel conversion module.
The design and hardware implementation of the FRM filter module and the M-PNT IFFT module by Xilinx System Generator are shown in Fig.15 and Fig.16 , respectively. We adopt Xilinx XC6VLX550T FPGA to implement the polyphase channelized receiver structure and the proposed novel FRM-based channelized receiver structure. The comparison of the hardware implementation resources is presented in Table 2 . From the Table 2 , it can be seen that the proposed novel FRM-based channelized receiver structure saves 48.09% DSP48E1s resources compared with the polyphase channelized receiver structure. Compared with DSP48E1s, other resources such as slice registers, Look-up-tables(LUTs) and so on are more abundant in XC6VLX550T series chips. The proposed method achieves a great savings in the number of multipliers of DSP48E1s when the consumption of other resources are only 1%-2% more than the polyphase structure.
Therefore, the complexity of hardware implementation is the focus of optimization. The proposed novel FRM-based channelized receiver structure can reduce the complexity of hardware implementation. It will be possible to implement multi-channels channelized receiver structure on a single hardware device.
VI. CONCLUSION
In this paper, we propose a novel FRM-based channelized receiver structure to reduce the complexity of FB with NTB. The design and FPGA implementation of the novel FRM-based channelized receiver structure is presented by Xilinx System Generator. Finally, we summarize the main advantages of the proposed approach: 1) The FRM technique is used to optimize the lowpass prototype filter with NTB. Meanwhile, we improve a unified FRM-based modulated FB structure and can obtain lower group delay.
2) The proposed novel FRM-based channelized receiver structure places the decimation module at the front of the channelized receiver structure, so it can be applied to wideband receivers with high sampling rate.
3) The design of new channelized receiver structure based on FRM has lower complexity and saves a lot of resources for hardware implementation.
